We have developed a low temperature, CMOS compatible back-end-of-the-line process of making micrometer scale silicon dioxide tunnels for fluidic sample delivery to nanometer scale CMOS based chemical sensors. The fabrication process for these tunnels involve deposition of silicon dioxide over sacrificial photoresist and removal of the sacrificial resist from small holes opened on the top surface. The fabrication process allows arbitrary tunnel widths, about one micrometer and larger, if the supporting pillars are used. The highest process temperature is 135 C. The fabricated structures are compatible with cleaning steps in strong base or acid solutions and can withstand anneal steps at higher temperatures. It is possible to implement complicated, multilevel chemical sensor and mixer networks where microfluidic tunnels cross over each other by repeating the fabrication sequence.
INTRODUCTION
Field effect transistors (FETs) are three terminal devices where the current between the source and the drain is controlled by a gate potential [1] . FETs have been mainly used as logic devices and amplifiers in integrated circuits but they have found a number of other uses as chemical and mechanical sensors. Variations in surface charge, dielectric constant and the separation between the gate and the channel of an FET results in a change in the source-drain current [2, 3] . Using the semiconductor technology it is possible to make very small FETs [1, 4, 5] . These nanometer-scale structures, fabricated on silicon substrates, can be tailored to form FET-based chemical sensors for very fast sensing with high spatial resolution. Use of these very small scale sensors requires a system to deliver the sample from an outside source into the sensor on a chip. In order to interface an external pluming system with the on-chip sensors, on-chip microfluidic tunnels are needed to bring the sample from one end of the chip into the nano-fluidic sensors and to take the sample out (Fig. 1) . For FET based sensors the delivery tunnels have to be electrically isolated from the devices. The microfluidic tunnels must be large enough to allow the necessary throughput. These tunnels can either be monolithically integrated with the sensors, where the sensors and the tunnels are fabricated together, or the tunnels can be fabricated after the fabrication process of the sensors in a backend-of-the-line integration fashion. In both approaches there are materials, process and temperature constraints for successful integration of the microfluidic tunnels with the sensors. Back-end-of-line integration of microfluidic tunnels gives more flexibility in the size of the tunnels and simplifies the processing of the sensors. There are a few different possible approaches for integrating microfluidic tunnels after the formation of the sensors [6] .
One of the most common approaches is to use wafer bonding (Fig. 2a) . In this approach, a planar wafer is bonded on top of the patterned surface after the formation of micrometer size trenches by reactive ion etching (RIE), sealing the top surface and forming the microfluidic tunnels. This method is very useful if optical detection schemes are used for sensing. However, it is not practical if electrical sensing schemes are used due to necessity of making electrical contact to the sensor electrodes and difficulty in etching through the bonded top wafer.
Another alternative for forming microfluidic tunnels is by depositing a thin film over the wafer after the formation of the tunnels (Fig. 2b-c) . During the deposition process the active area of the FET structures and the ends of the nanometer-scale tunnels are exposed and a film of deposited material will form in these areas. Although this method allows easy access to the contact areas of the electrodes, the deposition of the thin film over the active area of the transistor would significantly degrade the sensing capabilities and the films deposited at the ends of the nanometer-scale tunnels can seal off the sensors.
Deposition of a blanket layer over patterned sacrificial structures is yet another alternative approach for making the tunnels. In this process the sacrificial layer can be etched away from small holes opened on the top surface of the tunnels. The deposition and etch processes used for the fabrication of the tunnels should leave the existing structures intact. This requires careful selection of the sacrificial material, capping material and wet chemistry. The deposition temperature of the sacrificial and the capping layers need to be low enough to minimize dopant diffusion and in some cases allowing the metal structures' survival during the process. The capping layer needs to be a good isolator in order to prevent any electrical leakage and it is desired to be strong enough to withstand to subsequent cleaning and annealing steps. In this paper we describe a low temperature method for back-end-of-line integration of microfluidic tunnels with nanometer-scale FET based chemical sensors using photoresist as sacrificial material and SiO 2 as capping material.
FABRICATION PROCESS
We have fabricated FET based chemical sensor structures where the polysilicon gates of the transistors are suspended approximately 10 nm over the active area. The gate structure forms the ceiling of a shallow tunnel passing through the device where the two sides of the tunnels are covered with deposited Si 3 N 4 . The sample is delivered from an off chip source to the sensors through ports attached to the chip and on-chip delivery tunnels. The sample delivery ports are attached to the chip at approximately 1 cm separation.
The process allows fabrication of 1.3 µm high and 40 µm -100 µm wide delivery tunnels. In our design we use support pillars every 10 µm, and tunnel ceilings have arch-shaped
(a) geometry in order to achieve good mechanical strength and less viscous drag. In order to fabricate these tunnels, trenches of approximately 0.3 µm are etched into the substrate overlapping with the two ends of the sensor devices (Fig. 3, Fig. 4a ). This step also opens the ends of the shallow tunnels for the removal of sacrificial material underneath the gate of the FET structure. A 1.2 µm resist layer is spun on the wafer and exposed with UV light through the same mask as used to define the trenches with a higher dose (Fig. 4b) . The acid generated by the exposure is neutralized by exposing the wafer to NH 3 ambient, known as the image reversal process. The wafer is then flood exposed to UV light and developed resulting in photoresist filling inside the trenches. The resist filling slightly extends out of the trenches on the sides and forms abrupt edges (Fig. 4c ). The resist fill is then smoothed out by heated oxygen plasma and baking in a convection oven at 135 C for 1 hour (Fig. 4d) resulting in a resist profile forming a smooth arc on the top surface (Fig. 5) . The structures are then capped with SiO 2 and the sacrificial resist is dissolved from small irrigation holes etched down from the top surface. The SiO 2 deposition temperature has to be kept below the baking temperature of the resist in order to avoid out-gassing of the resist during deposition. The maximum process temperature must be kept under 140 C for easy removal of the sacrificial resist using acetone.
Silicon dioxide cap layer can be deposited over the structures using e-gun evaporation, RF sputtering or plasma enhanced chemical vapor deposition (PECVD) at temperatures under 140 C (Fig. 6 ). E-gun evaporation is a room temperature process, however, it is a line of sight deposition and small steps with steep slope result in cracks in the deposited films. Furthermore the deposited films are not robust enough to survive the consecutive processing steps. PECVD SiO 2 films deposited at 110 C are mechanically robust and conformal. We have observed that the intersection of the delivery tunnels with the shallow tunnels of the sensors can be clogged if PECVD SiO 2 is directly deposited onto the resist structures. This may be due to conformation change in the resistfilling and/or gases leaking into the openings between the resist fill and the shallow tunnels at the intersection. Since the shallow tunnel heights are in the order of 10 nm in height, small amount of material deposition at the intersection is enough to clog the system. RF sputtering of SiO 2 is also a very low temperature process (< 100 C). The sputter deposited films are more conformal than evaporated films, and do not clog the system unlike the PECVD SiO 2 films. However the lower parts of the sputtered SiO 2 structures tend to be very weak if the top surfaces have relatively steep angles as seen in figure 7. These films are not robust enough to survive the resist removal process and tend to break at the weak points as highlighted in figure 7 .
A combination of an initial RF sputter deposition followed by PECVD process proved to be a viable approach (fig. 8) . The initial RF sputter deposited 0.25 µm SiO 2 shell minimizes the movement of the resist-fill and prevents the clogging of the tunnel junctions during the PECVD deposition of an additional 1 µm SiO 2 layer at 110 C. The deposited PECVD oxide forms a robust film covering the top of the microfluidic tunnels. After the PECVD oxide deposition step, small irrigation holes are opened on the top surface of the tunnels and the resist is dissolved with acetone. The tunnels are then washed with isopropanol (IPA) and deionized water. At this stage preliminary tests using deionized water can be performed. For a fully functional system the irrigation holes need to be sealed. This can be carried out by deposition of SiO 2 or spinning of polyimide on the wafer. The size of the irrigation holes and the tunnel height at the locations of the holes should be minimized to reduce the deposition of the final capping material into the inner walls of the tunnels. This can be achieved by opening the irrigation holes on the edges of the tunnels where the tunnel height is significantly smaller.
CONCLUSION
We have developed a low temperature (< 135 C), CMOS compatible back-end-of-the-line process of making micrometer scale silicon dioxide tunnels for fluidic sample delivery to CMOS based chemical sensors. A combination of RF sputtered SiO 2 and PECVD SiO 2 films are used to reliably cap the sacrificial photoresist patterns ensuring the continuity of the tunnels into the sensors. It is possible to fabricate multiple levels of microfluidic networks where tunnels crossing one over another by repeating the process steps.
